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Abstract --- Particle swarm optimization (F‘SO) motivated by the A new technique called the particle swarm optimization 
social behavior of organisms is proposed for evolution of (PSO) that emerges and allies itself to evolutionary 
combinational logic circuits. Results are presented to show that ofthe behavior o fa  flock of 
PSO based evolution of digital circuits are equivalent to or even birds or school offish, has proven to have great potential for with better solutions (with minimum number of logic gates) than multi-objective optimization algorithms differ that of a human designer and other genetic algorithm (GA) based 
techniques. This PSO based approach converges faster than from evolutionary importantly in both 
other approaches reported in literature using genetic algorithms What is new 
and as a result the computational intensity involved in hardware with the Swarm algorithm is that the individuals @articles) 
evolution is reduced. Examples taken from the literature are used persist over time, influencing one another’s search of the 
to evaluate the performance of the proposed PSO approach. problem space, unlike in the genetic algorithms where the 
weakest chromosomes are immediately discarded. The 
particles in PSO (similar to chromosomes in GA) are known 
to have fast convergence to local/global optimum position(s) 
There are many methods to design combinational circuits. over a small number of iterations [16]. 
Generally used methods are Kamaugh maps [I], Quine- The design of combinational digital circuits using 
McCluskey method [2]-[3] and Sasao method [4]. The particle swarm is presented and preliminary investigations 
problem with the human designs is that they become show that PSO can evolve equally well as genetic 
cumbersome and ,problematic when the number of inputs, algorithms and their variants [IO]. The paper is organized as 
number of outputs, and complexity of the function increase. follows: Section 11, a brief overview of the particle swarm 
The intricacy of the combinational circuit depends on the optimization is given. Section Ill, evolving combinational 
number of gates in the circuit, and that of the gate depends on circuits with PSO is described. Section IV, examples of 
the number of inputs to the gate. For real world applications, swarm evolved combinational circuits are presented and 
Combinational circuits with a minimum number of gates are compared against other techniques. 
preferred for simpler hardware realization. 
In recent decades, algorithms that employ the principles 
of Darwinian evolution have been applied to the design of 
electronic systems [ 5 ] .  Such work has become known as Particle swarm optimization is an evolutionary 
Evolvable Hardware (EHW), and this field has matured computation technique (a search method based on a natural 
considerably in the last 3-6 years [6]. One of the goals of system) developed by Kennedy and Eberhart [I71 - [22]. 
EHW has been to evolve complex designs, not achievable PSO, like a generic algorithm (GA), is a population based 
with the traditional design methods. This goal is still beyond optimization tool. However, unlike GA, PSO has no 
our reach. EHW is built on software-reconfigurable logic evolution operators such as crossover and mutation, and 
devices, such as the programmable logic device (PLD) and the moreover, PSO has less parameters. PSO is an evolutionary 
field programmable gate array (FPGA), whose architecture algorithm that does not implement suryival of the fittest, and 
can be re-configured using an evolutionary tecbnique(s). This unlike other evolutionary algorithms where an evolutionary 
reconfiguration can continue on-line to improve performance operator is manipulated, the velocity is dynamically 
adaptively [7]. To design conventional hardware, it is adjusted. 
necessary to know all the specifications of the hardware The system initially bas a population of random solutions. 
functions in advance. In contrast to this, EHW can configure Each potential solution, called aparticle, is given a random 
itself without such specifications known in advance. velocity and is flown through the problem space. .The 
To date, hardware evolution has been reported using particles have memory and each particle keeps track of its 
genetic algorithms (GAS) [7] and recently, many papers have previous best position (called the pbest) and its 
proposed designing combinational circuits using genetic corresponding fitness. There exist a number ofpbest for the 
algorithms [8-141. Genetic algorithms involve a population of respective particles in the swarm and the particle with 
chromosomes that are mutated and the chromosomes with greatest fitness is called the global best (gbest) of the 
greatest fitness survive over a number of generations. The swarm. The basic concept of the PSO technique lies in 
convergence of a genetic algorithm can take a large number of accelerating each particle towards its pbest and gbest 
generations and real-time implementation capability is still a locations, with a random weighted acceleration at each time 
gray area. step and this is illustrated in Fig. I ,  where 9 is the current 
based on 
and how they 
I. INTRODUCTION 
11. PARTICLE SWARM OPTIMIZATION 
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position of a particle, P'" is its modified position, V,i is its 
initial velocity, Vmod is its modified velocity, Vphesr is the 
velocity considering itspbest location and V, is the velocity 
considering its gbest location. 
Y 
f p . 1  
I Pk 
asynchronous updates. Vmar is the maximum allowable 
velocity for the particles (i.e. in the case where the velocity 
of the particle exceeds Vmm, then it is limited to Vmm). 
Thus, resolution and fitness of search depends on Vmar. If 
Vmar is too high, then particles will move beyond a good 
solution, and if Vmm is too low, particles will be trapped in 
local minima. The constants e l  and c2 in (1) and (2), 
termed as cognition and social components, respectively, are 
the acceleration constants which changes the velocity of a 
particle towards pbesi and gbest (generally, somewhere 
between p b m  and gbesr). The velocities of the particles 
determine the tension in the swarm. A swarm of particles 
can be used locally or globally in a search space. In the local 
version of the PSO, ghesr is replaced with [best and the entire 
process is the same. 
111. EVOLVING COMBINATIONAL CIRCUITS YX
Particle swarm theory described above is used to evolve 
combinational logic circuits. The basic process of hardware 
evolution is illustrated in Fig. 2. The "desired" circuit refers 
to the circuit required to map 100 % exactly the outputs for 
corresponding inputs typically given by a truth table for 
Fig. 1 Concept of a warm particle's position. 
The main steps in the particle swarm optimization process 
are described as follows: 
digital circuits. The hardware evolution~is carried out until 
the "desired" circuit is evolved and then downloaded to a 
reconfigurable hardware platform. 
Initialize a population of particles with random 
positions and velocities in d dimensions of the problem 
space and fly them. 
Evaluate thd'fitness ofeach particle in the swarm. 
For every iteration compare each particle's fitness with 
its previous best fitness (pbesf) obtained. If the current 
value is better than pbest, then set pbest equal to the 
current value and the pbesi location equal to the current 
location in the d-dimensional space. 
Compare pbesf of particles with each other and update 
the swarm global hest location with the greatest fitness 
(gbest). 
Change the velocity and position of the particle 
according to equations (1) and (2) respectively. V;d and 
&represent the velocity and position of the j h  particle 
with d dimensions, respectively, rundl and rand2 are 
two uniform random functions, and W is the inertia 
weight, which is chosen beforehand [22]. 
v, =w*v, +cl*rand, *(ed -X,)+cZ*rand2 *(P& -xjd)(1) 
= x, + v, (2) 
L-i RBgD"W#l arm>* 1 
uimg PSO 
Fig. 2 "Deskcc circuit hardwarc evolution. 
The matrix shown in Fig. 3 is used to represent a circuit 
with m rows and n columns. The elements of the circuit are 
the logic gates which are selected from a predefined library 
of 2-input l-output gates. The inputs to the first column of 
the matrix come from the truth table of the function to be 
implemented. For all other columns, the inputs may come 
from any of the previous column outputs. 
Repeat steps (ii) to (v) until convergence is reached 
based on some desired single or multiple criteria. 
PSO has many parameters and these are described as 
follows: W called the inertia weight controls the exploration 
and exploitation of the search space because it dynamically 
adjusts velocity. Local minima are avoided by small local 
neighborhoods, but faster convergence is obtained by a larger 
global neighborhood, and in general a global neighborhood is 
preferred. Synchronous updates are more costly than the 
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Fig. 3 Structure ofthc random circuit matrix (inputs to each gate are abtainca 
from gatcs in thc previous columns). 
For circuit evolution with PSO two matrices are used, one 
to represent the gate types, called the gate motrix, and the 
other to represent the interconnectivity between the gates, 
called the input matrix. The size of the input matrix is 2n by 
m. There are 2n rows because two elements of the input matrix 
correspond to one gate. The order of traversing the elements in 
the matrix is column wise, starting from the first column, 
going down through all the rows and then to the next column. 
For example, if there are 3 rows and 5 columns, then the input 
matrix is of size 6 by 5. The first two elements in the first 
column are inputs to the first gate, the next 2 to the second 
gate, and the last 2 to the third gate, in the first column of the 
gate matrix. 
The initialization of the p (number of swarm particles) 
random circuits’ gate and input matrices are carried out first. 
Then their fitness is evaluated against the desired function to 
be implemented, given by a truth table. If the output of the 
circuit is equal to the output of the truth table for the 
corresponding inputs, then the fitness is increased by one. This 
i s  carried out for all inputs listed in the truth table. For each 
particle, thepbest gate matrix is determined and then the gbest 
matrix for the swarm is updated. The PSO algorithm is then 
applied to modify the gate matrix and the corresponding input 
matrix of each particle. This process i s  repeated until the 
fitness value of the gbest particle is equal to the number of the 
truth table outputs. 
input matrices is given in Fig. 4. The results obtained by a 
human designer (HDI) and by the PSO are shown in Table 
2. Here, the PSO does only as good as the human designer. 
TABLE I : 
TRUTH TABLE FOR EXAMPLE I ;1-1 0 0  0 
1 0 1  
1 1 0  
1 1 1  0 
TABLE 2: 
COMPARISON OF THE BEST SOLUTIONS BY 
THE HUMAN DESIGNER AND THE PSO. 
Fig. 4 Circuit cvolved by the PSO for the first cxample. 
Circuits used by Coello [IO] using genetic algorithms 
and its variants, are studied with the PSO technique for 
comparison purposes. The second example is taken from 
[IO]. This is a 3-even parity problem and its truth table is 
shown in Table 3. Again, this example has three inputs and 
one output. The evolved. circuit satisfying the “desired 
circuit” is expected to have a fitness of eight in this case. A 
gate matrix size of 3 by 3 was chosen for the evolution with 
five swarm particles. The gbest evolved circuit over 227 
generations contained one XOR gate, two AND gates, and 
one OR gate. IV. EXAMPLES OF EVOLVED CIRCUITS 
Two examples are presented to describe the capability of 
particle swarm for hardware evolution. The library of gates 
TABLE 3: 
TRUTH TABLE FOR THE SECOND EXAMPLE 
used in this study is comurised of AND. OR. NOT. XOR. and 
a wire. The wird means ho gate. The first example has three 
inputs and one output, as shown in Table 1. The evolved 
circuit satisfying the “desired” circuit is expected to have a 
fitness of eight in this case. A gate matrix size of 3 by 3 was 
chosen for the evolution with five swarm particles. The gbest 
evolved circuit over 300 generations contained two XOR gates 
and a NOT gate. The evolved circuit based on its gate and 
0 0 1  
0 1 0  
0 1 1  
1 0 0  I o 1  ~~ 
I i  I 1 0 1  1 1 0  
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evolution. Future work consists of concentrating on 
minimizing the active gates with multi-objective criteria, 
like considering a two level fitness function, where the first 
level obtains 100 % functional circuits, while the second 
level minimizes the number of active gates and increases the 
number of wires used in the circuit evolution. 
F =xz I Y(Xt2) 
Y 
2 AND,I OR, 
2 XOR 
Fig. 5 Circuit cvolved by PSO for thc second cxample. 
For comparison, the result obtained by Coello is repeated 
in Table 4. Coello has used the n-cardinality GA (NGA) and 
multiobjective CA to evolve circuits with four gates and 
shown improvement over the human designer (HDI- five 
gates based on Karnaugh maps). A population of 90 
chromosomes was used in both the MGA and NGA by the 
authors [ I O ]  and mutated over 300 generations. But with the 
PSO, a population size of five particles was used to get similar 
results with less than 300 iterations. This basically shows that 
PSO has faster convergence and fewer computations for these 
examples. Therefore, this is a potential technique for real-time 
hardware self-reconfiguration and needs to be further 
evaluated on large digital circuits. Similar results were 
obtained for other combinational circuit designs. 
A large swarm population with 25 particles was initially 
chosen and gradually decreased. It was found that a population 
of five particles was sufficient to determine the best circuit 
(minimum number of gates) for this example. It is expected 
that for larger digital circuit designs, a large swarm population 
is required. 
2 AND,] OR, 2 AND,] OR, 2 AND,\ OR, 
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V. CONCLUSIONS 
In this paper, it is shown that particle swarm optimization 
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emphasis was only on the generation of circuit functionality. 
From the few examples carried out, it is clear that particle 
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Reinforcement learning is a potential tool to he employed to 
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